Introduction
Column-parallel ADCs using single-slope (SS) have been widely adopted in CMOS image sensors because they require simple column circuits with low power consumption [1] [2] . However, very high clock frequency is used to increase operation speed since N-bit resolution requires 2 N clock cycles. On the other hand, column-parallel successive approximation register (SAR) ADCs provide fast conversion and low power consumption but occupy a large silicon area [3] [4] . This is because they need a capacitor DAC (C-DAC) at column level with 2 N capacitors for N-bit resolution.
This paper presents column-parallel two-step ADCs using SAR and SS hybrid architecture to achieve fast conversion time and low power consumption without using high frequency clock and a large C-DAC. In addition, an error correction methodology is also proposed to compensate the variation of C-DAC for nonlinearity reduction. Fig. 1 shows a block diagram of the proposed column-parallel hybrid ADC. In a prototype design, an 11-bit ADC including a upper 6-bit SAR ADC and a lower 6-bit SS ADC with one redundancy bit is designed. The hybrid ADC achieves faster conversion than a 11-bit conventional SS ADC by using 6-bit SAR ADC. Comparing with the conventional SS ADC, it reduces the clock cycles to less than 1/ 2 5 . Because of the reduction of clock cycles, the proposed ADC can perform at higher operation speed with lower clock frequency and thus can save power consumption. In addition, the required capacitors of a C-DAC are only 2 6 instead of 2 11 for an 11-bit SAR ADC. Fig. 2 shows the hybrid ADC operation scheme and Fig. 3 depicts operation waveform. The SAR operation is first performed and then the SS operation is performed. The conversion time is 1.225 s with 40 MHz clock frequency. A central ramp generator provides a 5.125-bit ramp signal with 32 + 4 voltage steps where 4 steps are for extended ramp counting. The extended counting avoids over-ranged residual voltage caused by cover range mismatch of the two-step ADC operation [5] . Furthermore, the hybrid architecture can also apply to a higher resolution than 11-bit.
Hybrid ADC Architecture
Capacitor variation from C-DACs leads to nonlinearity and thus needs an error correction. A simple and effective error correction is very important, especially for actual commercial use. The proposed correction utilizes the generated ramp signal to calibrate the capacitor variation of all column C-DACs. Since a C-DAC is binary weighted, MSB capacitor value is ideally equal to the sum of other lower-weighted capacitors. In Fig. 4 , it shows the error correction of the MSB capacitor (C 6 ). As shown in eq. (1), the MSB capacitor variation (C 6 ) can be expressed by V RAMP . Initially, C 6 and C 5 -C 0 are reset to low and high, respectively (Fig.4(a) ). Next, C 6 is charged when V in turns off (Fig.4(b) ). Subsequently, C 5 -C 1 are discharged and then ramp signal starts to discharge C 0 for comparison (Fig.4(c) ). Eventually, the error code of the MSB is acquired according to the comparison result (V COMP ). Fig.4(d) shows the timing diagram. The similar method is also used in the other lower-weighted capacitors of the C-DAC (C 5 -C 1 ). After all error codes of the C-DAC are completed, digital post calibration is performed to compensate actual digital codes.
Results
The proposed ADC is fabricated in 0.18 m 1P5M standard CMOS process. The hybrid ADC is composed of 160 column-parallel ADCs with 5.6 m pitch. Fig. 5 shows the chip photograph. The column C-DAC is implemented by MIM capacitors with the unit capacitance of 24 fF. 
Conclusion
A hybrid ADC taking the advantages of SAR and SS architectures has been proposed. The 11-bit column-parallel ADCs achieve 1.225 s conversion time with a clock frequency of 40 MHz and consumes 48 W. In addition, the proposed error correction utilizes the SS central ramp signal to calibrate the column-level SAR nonlinearity without any additional circuit. The hybrid architecture provides good compromise between speed, silicon area, and power consumption. The proposed ADC architecture is suitable for high speed, small area, and low power CMOS imagers.
Acknowledgement
This work is supported by VLSI Design and Education Center (VDEC), the University of Tokyo in collaboration with Cadence Design Systems, Inc.. 
